INTRODUCTION
System on Chips (SoCs) typically incorporate many types of cores that are pre-designed blocks or models of complex functions that can be used in a large number of applications [I] . Field Programmable Gate Array (FPGA) cores are becoming an important component of recent SoCs because of the benefits offered through reconfiguration of the FPGA core. For example, an embedded FPGA core can be used for fixing logic design errors, for implementing different versions of the same application, and for implementing algorithms and protocols that are likely to change. Memory cores, on the other hand, form the most common components of a SOC. According to the International Technology Roadmap for Semiconductors (ITRS), memories will account for 90% of SoC die area by 2010 [ 2 ] . Memory cores in a SoC can be of any type:
Static RAM @RAM), Dynamic RAM (DRAM), or flash memory. Memory is also embedded into most current FPGAs in order to avoid the inefficient use of programmable Iogic blocks (PLBs) to implement large memories inside an FPGA. Memories are the densest components in SoCs and FPGAs; hence, they are more prone to defects than other components on the chip. With the number and size of memories increasing, it is essential to thoroughly test these embedded memories in SoCs and FPGAs.
It has been proposed that the programmable logic and interconnect resources of embedded FPGA cores in ' This work was sponsored by the National Security Agency under contract H98230-04-C-I 177. , the actual BIST configurations required for compIete testing are architecture dependent and must be developed for each family of FPGAs even though the overall BIST approach is architecture independent. This development can take many months. With the proliferation of various SoC and FPGA architectures that incorporate memory cores of varying sizes and functionality, it is important to be able to quickly develop and implement BIST for these cores.
The basic idea of this paper is the development of a system for the automatic generation of a BIST approach that implements the most efficient march algorithm (in terms of fault detection capability versus test time) for testing embedded memory cores in SoCs. The goal o f the system is to generate a parameterized Hardware Description Language (HDL) like VHDL or Verilog which can easily be synthesized and downloaded into an FPGA, or the FPGA core in a SoC, for testing any number of sizes and types of embedded memories. The BIST circuitry includes a FSM-based Test Pattern Generator (TPG) and a number of comparison-based Output Response Analyzers (ORAs) along with test control and BIST results rebieval mechanisms. This FPGA independent BIST implementation can then be used to test memory components in any FPGA with minimal or no changes. Once the BIST circuitry has been downloaded in to the FPGA core and the embedded memories have been tested, the intended system function can be re-programmed into the FPGA core without incurring any area or performance penalties due to BIST circuitry. The paper i s organized as follows: Section 2 presents an overview of background information on the prior research in BIST for FPGAs and embedded memory cores. Section 3 describes the implementation of the 3lST approach in FPGAs from Atmel and Xilinx. Advantages and limitations of this approach are discussed in Section 4. Details of the tool developed for automatically generating VHDL code for the march sequences are discussed in Section 5 and the paper is concluded in Section 6.
BACKGROUND
There has been considerable research and development in BlST for FPGAs which has typically been partitioned into BIST for the programmable logic resources (specifically the PLBs) and BIST for the programmable outing resources [ single-port synchronous and asynchronous modes, dualport synchronous and asynchronous modes. The jiee RAMS must be tested in all modes of operation. However, thejiee RAM along the rightmost edge of the FPGA cannot operate in dual-port mode. Furthermore, it should be noted that the dual-port mode of operation is not a true dual-port RAM and also the read port is always asynchronous. As a result, these RAMs need not be tested in dualpori asynchronous mode if tested in the remaining three modes of operation.
The BIST architectures used for testing the free RAMS are illustrated in Fig. 2 Fig. 2a) . However, in single-port RAM configurations, the TPG can easily generate expected output data results such that each OR4 compares data from a given RAM with expected data generated by the TPG (shown in Fig. 2b ).
The TPG implements the March LR algorithm [5] with background data sequences (BDS) to test the R4Ms The BIST approach was developed as a parameterized VHDL model capable of testing multiple single-port and dual-port RAMs. The code was parameterized to €a-cilitate selection of any number o f RAMs to be tested as well as data and address bus widths associated with the RAMs. In addition, the parameterized VHDL provides the user with the ability to select of the active clock edge and the active level for control signals, such as the RAM write enable. The PLB counts obtained on synthesis of the various algorithms are given in Table I . 
The 18 Kbit block MUS in the Virtex I1 and Spartan 111 FPGAs are also true dual-port RAMS and can have six different sizes ranging from 16Kx I-bit to 5 12x36-bit [ 151. As a result, total of eight RAM BIST configurations (6 single-port and 2 dual-port) are required to completely test these block RAW. Due to the more complex PLBs in Virtex I1 and Spartan I11 FPGAs (about twice that of Virtex I and Spartan II), the PLB counts given in Table 11 can be divided by two to obtain the number of PLBs required for TPG and ORAS in each RAM BIST configuration for the Virtex 11 and Spartan 111 blockRAMs.
APPLICABILITY AND L~MITAT~ONS
This system can be used to test single-port and dualport RAMS embedded in any FPGA or SOC. In SoC applications, the ports of the embedded memory cores must be accessible from the FPGA core to be tested completely. Some support is needed from the synthesis tools to control placement of RAMS with respect to their OR4 logic for diagnosis of faults in the embedded RAM cores. Placement control is even more important in smaller FPGAs where it might not be possible to test all the RAMs in a single phase due to limited programmable logic resources for implementing the TPG and ORA functions. Placement cannot be controlled from Atmel's synthesis tool (called Figaro) if VDHL modeling is used. Unless the placement of RAMs can be controlted during synthesis, faulty RAMs cannot be identified from BIST results. The solution is to either manually place the RAMS or maintain mapping information for identifying physical location of the faulty RAMs from BlST results. As design gets larger, manual placement becomes tedious and mapping information may change each time the design is synthesized.
As a result, a VHDLonIy approach did not prove to be beneficial for Atmel FPGAs. Macro Generation Language (MGL) [9] is provided by Atmel for AT4OK and AT94K devices. MGL has features similar to VHDL as well as features which allow placement of logic blocks and control of routing. As a resuh, a mixed approach was used by making use of both VHDL and MGL. While MGL is used to define placement of RAMs and ORAS and their interconnection, VHDL is used for the TPG.
Xilinx synthesis tools allowed placement of RAMs with respect to their ORA logic via a constraint file. Therefore a VHDL-only approach was used for testing memory components in Xilinx devices. For FPGAs where the contents of the ORA flip-flops cannot be read by configuration memory read back, the ORA was designed to incorporate a shift register to enable reading of BlST results. If ORA data can be read back from the FPGA configuration memory, as is the case in Xilinx FPGAs, a simpler design can be used for the ORA.
The fact that embedded RAMS can operate in different modes affects the 'portability of VNDL. Furthermore, memories may have to be tested with different murch sequences if the memoy technology changes. With changes in memory technology, the fault models adopted for testing may change and this results in redevelopment of VHDL code for the TPG. An attempt was made to avoid this limitation by developing a tool which i s capable of automatically generating VHDL code for any given march sequence. Currently, this tool is capable of genaating code for single-port march sequences only. Details of this tool are described in the next section.
MARCH TEST GENERATION TOOL
The tool, called RAMBISTGEN, automatically generates VHDL code for any size of memory, for any active edge of the clock, and any active levels for control signals. The graphical user interface (GUI) of the tool is shown in Fig. 4 . The tool takes an input file containing the desired march sequence and automatically produces an output file containing the resulting VHDL code to generate that sequence. The format for the input file is as follows: tively. This is followed by r or w indicating read or write operation, respectively, followed by the data to be read or written. The input is not case sensitive. Address bus width is specified by the user in the GUI and data bus width is interpreted from the readwrite data in the input file. Example input file formats for March Y and March LR algorithms are given below. 
